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Abstract—In this paper, a simple power-distribution elec-
trothermal model including the interconnect self-heating is used
together with a statistical model of average and rms currents of
functional blocks and a high-level model of fanout distribution
and interconnect wirelength. Following the 2001 SIA roadmap
projections, we are able to predict a priori that the minimum
width that satisfies the electromigration constraints does not scale
like the minimum metal pitch in future technology nodes. As a
consequence, the percentage of chip area covered by power lines
is expected to increase at the expense of wiring resources unless
proper countermeasures are taken. Some possible solutions are
proposed in the paper.
Index Terms— power supply interconnect prediction,
electromigration (EM) estimation, self-consistent roadmap projec-
tions, statistical current model.
I. INTRODUCTION
I N RECENT years, many system simulators such as SUS-PENS [1], RIPE [2], BACPAC [3], GENESYS [4], and
GTX [5], have been used in order to make a priori predictions
of system-level parameters like clock frequency, dynamic and
static-power dissipation, power supply and crosstalk noise,
wiring resources, die size and yield, for very large-scale and
giga-scale integrated systems (VLSI/GSI) in ultradeep sub-
micron (UDSM) technologies. A key point that has not been
included yet in system-level prediction models, but already
claimed as one of the major issues in UDSM technologies,
is the reliability of power supply lines subject to the electro-
migration (EM) risk. This phenomenon, universally known
by the integrated circuits designers, is getting more and more
important as CMOS technology improves [6]. Not only power
wires, but also signal lines suffer from EM, especially when
long interconnects and fast signal transitions are involved, as
it happens in clock networks [7]. Recently, this issue has been
addressed for a chip-level static analysis of signal EM [8].
The reference for the evaluation of the EM is Black’s law
[9] where the mean time-to-failure of power supply intercon-
nects is inversely proportional to the square of the average cur-
rent density . The reliability also exponentially depends on
the actual metal temperature, which is higher than in the silicon
substrate; the reason is the self-heating of interconnects due to
the finite electrical conductivity of metal alloys and the finite
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thermal conductivity of intralayer dielectrics. The self-heating
phenomenon is primarily determined by the root-mean-square
(rms) current. There have been papers aiming at determining
the maximum allowed average and rms currents that results in a
given reliability measure (e.g., ten years mean time-to-failure)
[6], [10], [11]. Other computer-aided design (CAD) works pro-
vide the designer with tools able to evaluate the reliability of
specific designs where the current activities are known at the
gate or transistor level [12], [13]. However, there are not models
that link the interconnect current limits, as presented in the SIA
International Roadmap for Semiconductors (ITRS) document
[14], with a high-level model of self-heating effects in power-
supply networks of functional blocks in VLSI/GSI systems and
with a high-level model of gate average and rms currents. In this
paper, we show how high-level a priori models of power-distri-
bution networks and gate currents, in connection with a fanout
distribution and a wirelength model, are able to predict a poten-
tial “crisis” in future systems for which the minimum width that
respects the reliability requirements does not scale with tech-
nology nodes.
In Section II, we propose a simple electrothermal model
useful for the evaluation of the self-heating in power supply
interconnects. In Section III, a statistical system-level model of
average and rms currents is developed and the self-heating of
interconnects is evaluated in Section IV. Then, Section V shows
the above mentioned nonscalability under different conditions.
Some possible countermeasures are proposed in Section VI.
Finally, we summarize the main results in Section VII.
II. POWER DISTRIBUTION MODEL
In this paper, we consider two possible power distribution
models. The first one is the classic interdigitated structure where
the gates are connected between power and ground fingers; the
second one is a grid-based mesh, which is more common in
today’s designs and is superposed to the gate area. We assume
that the mesh is contacted to two equipotential outer rings of
and while the interdigitated structure is connected on
one side to and to on the other side. logic gates are
connected to both structures. For the sake of simplicity, we will
consider a square layout where each line spans gates in both
models and one gate is connected to each mesh contact point.
This simplification allows the use of analytical models. We will
limit our analysis to a so called “homogeneous” functional block
(also called megacell in some works [15]) of maximum 50–100
kgates. These kind of blocks are used to build complex sys-
tems-on-chip (SoC) that are “heterogeneous” because they in-
clude several functional blocks. Homogeneous blocks have two
1063-8210/04$20.00 © 2004 IEEE
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Fig. 1. Functional “homogeneous” blocks with power/gnd grid in a complex
“heterogeneous” SoC.
fundamental properties. First, their statistical properties fit well
with a Rent’s Rule representation [16]; and second, the signal in-
terconnect system within the block is scalable because of the use
of scalable local interconnects [3], [17], [18]. In Fig. 1, a floor-
plan of a SoC is sketched, where many blocks have been placed
and the - grid has been routed over each. 12tvlsi04-casu
The branches of the power structure are characterized by a
resistance per square whose value is computed considering
the metal resistivity , measured at temperature , the metal
thickness and the actual metal temperature
(1)
The values of the parameters are self-consistent with the 2001
SIA roadmap [14], the extract is reported in Table I, except for
the first-order coefficient which is not mentioned in the SIA
document; and the product are known being, respec-
tively, 1.68 m and 0.68 m C for bulk
Copper at 20 C. However, the effective resistivity is higher for
the effect of the Cu barrier and is about 2.2 m [14].
The temperature dependency changes as well and we derived
a higher value of 0.89 m C from [19]. The actual
metal temperature is used for the correct evaluation of the inter-
connect EM reliability. It can be computed by using a simplified
thermal model [10], [11], [20]. The temperature of the metal line
of width , length , and thickness over a dielectric of
thickness and thermal conductivity is given by
(2)
where is the substrate temperature at the functional block
level (assumed uniform within the block), is the equiva-
lent thermal resistance due to the finite thermal conductivity
of the interlayer dielectric, and is the average power dis-
sipated on the interconnect electrical resistance. is a coef-
ficient taking into account the heat dissipated from the metal
edges (see sketched zoom in Fig. 1). This equation describes
the self-heating of power interconnects whose temperature rises
above . Equation (2) implicitly assumes a one-dimensional
(1-D) heat flow, which is true along the line a few heat diffusion
lengths from the vias or contacts that
act like heat sinks, and are supposed to be nearly at substrate
temperature [10] ( is the thermal conductivity of the metal).
Considering the roadmap parameters and , the thermal
conductivity of low- materials [11] and of copper, we obtain
values for on the same order of a gate pitch. This means
that 1-2 gate pitches away from the block periphery, the tem-
perature of the interconnects will be given by (2). In any case,
the equation represents a worst case for the power interconnects
within the block, because the effect of neighbor vias will reduce
the temperature. We also neglect the presence of inferior metal
layers under the metal considered because they favor the heat
dissipation and further reduce the interconnect self-heating.
is given by where is the root mean
square current flowing in the line element. By using the explicit
definition (1) that contains a linear dependence on , the
final form for (2) is
(3)
is used to compute the limit on maximum current density
that is allowed to flow in interconnects. The roadmap docu-
ment defines a limit for each technology node evaluated
at C as the one leading to a reliability measure of
5FIT (5 failures in hours device). However, not only
is foreseen to overcome such limit (125 C junction tempera-
ture for low-cost high-volume products, see Table I) but also
the self-heating could make higher than . Therefore, it
is mandatory to reconsider this limit in a self-consistent manner,
as already shown in [10] and [11]. Using Black’s law [9], we ob-
tain the following limit on the average current
(4)
The free parameter in this formula is the width of the line
that appears on both members of the inequality because
and depends on as clear from (3). The
final task of this work consists in the evaluation of the linewidth
necessary to comply with the roadmap expectations and eval-
uate weather it scales as the minimum metal pitch does or not. In
Section III, both average and root mean square current
models that are needed to evaluate the EM limits are computed.
III. AVERAGE AND rms CURRENT MODEL
Each gate current is modeled with a triangular waveform as
in many other works. We will only consider the part of
the power distribution, therefore this current is drawn from
during low–high transitions. The area of the triangle is simply
the total charge drawn during the transition of the output gate
and is . is the total output load, including output ca-
pacitance of the gate itself, input capacitance of the fanout gates
and interconnect capacitance. We will neglect in the following
the short-circuit current and the current (subthreshold
plus reverse-biased junctions) contributions. We have verified
using the BACPAC tool that scales with technology nodes
and is always about 5% of the total current. does not scale
and increases progressively. Its impact is getting more and more
important especially for what concerns the power budget [14].
However, we have verified that its effect on EM is still negli-
gible compared to the dynamic current.
The wiring capacitance is estimated assuming a wirelength
distribution like in the original Donath’s work [21] that has been
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TABLE I
2001 SIA ROADMAP PROJECTIONS [14] NEEDED FOR THE COMPUTATION OF THE ELECTROMIGRATION RELIABILITY
Fig. 2. Triangular models of current waveforms.
integrated in the BACPAC tool [3], [18]. There are many other
valid and more accurate works on wirelength prediction such as
the model by Davis [22]. Our choice was justified by reasons
of simplicity and because another more accurate model will not
have an impact on the generality of our results. The focus of this
paper is not on the gate load model, therefore, one could switch
to a better one while retaining the philosophy of this work.
The height of the triangle is and the base is then
. The waveform is delayed in the clock period of
which is a stochastic variable representing the starting time
point of the gate output transition. Fig. 2 represents two possible
waveforms and delayed of and and width
and , respectively.
All the parameters are functions of the gate fanout and of the
technology node considered. We assume that the gate sizing has
been done according to the optimization rule used in BACPAC.
As in [3] we will consider a two-input NAND as the most repre-
sentative average gate.
We will distinguish between interdigitated structures and
more complex meshes. In the first case, we will consider the
current flowing in a single line and in the second one the
maximum current in each resistive element of the grid.
A. Line of an Interdigitated Structure: Average Current
Let us consider a single line connected to gates. If we are
considering a scalable homogeneous block containing about 50
kgates according to [17], will be about . The
maximum current drawn from and flowing at the end
of the line is the sum of all gate currents where
is the delay associated with the th gate low-high switch,
. The dc component, needed for the EM estimation, of
the current drawn from in a clock cycle will be
given by
(5)
where does not appear because the delay information is can-
celled by the integration. This is the definition of the average
charge drawn from and, therefore, we can write
(6)
We still must introduce the statistical property of and com-
pute the average on fanout and switching probability
(7)
where is the fanout distribution and is the switching prob-
ability of gate . If we assume that gates are uniformly dis-
tributed along the line, the average capacitance does not depend
on position . The average dc value of the current will be then
given by
(8)
B. Element of a Mesh: Average Current
We will follow the cutting boundary method suggested by
Zarkesh-Ha in [23] for the computation of IR drop. If we have
gates uniformly distributed along a mesh the average branch
current is given by 1/4 where is the average gate current
352 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 4, APRIL 2004
which can be computed using (8) as . Therefore, the re-
sult is the same as in (8) multiplied by 1/4.
C. Line of an Interdigitated Structure: RMS Current
The mean square current at the end of the line is
(9)
The first term represents the self-contribution of all square gate
currents, while the second one is the sum of the cross contri-
butions. In the first term, the delay is cancelled by the inte-
gration. Averaging with respect to the fanout and integrating the
square of the triangle, the first term is
(10)
where is the average over all values using the distribu-
tion . The second term in (9), is more difficult to compute
since we have to take into account the waveform delays and
and the correlation between waveforms. However, the inser-
tion of the correlation would require an accurate knowledge of
the circuit under exam. Moreover, further improvements of the
model are not justified in light of the approximation made when
considering an equivalent gate, a uniform distribution of gates
along the grid and an average switching probability. Therefore,
we will consider all gates as noncorrelated. We will first apply
the average operator on noncorrelated delays and with
distribution and . We have to compute the triple
integral
(11)
where the integration domain is for all variables and inte-
grating first in time we get
(12)
where is the mutual correlation of and and
is the mutual correlation of and . For
the sake of simplicity, we will consider the delays uniformly
distributed in . Therefore, is a triangle centered
in with domain and height . The domain
of is where and are the two triangle
bases. An example is given in Fig. 3. An upper bound of (12)
is obtained by considering constant and equal to in
Fig. 3. R and F are the mutual correlations of currents i and i and of
their delay distributions f ( ) and f ( ).
TABLE II
PROJECTION OF AVG AND RMS CURRENT (MILLIAMPS) IN LINES (L) AND
MESHES (M)
. The accuracy improves as long as . This
upper bound is very simple to compute and the result of (12) is
(13)
Finally, the average on fanout and and switching prob-
ability results in and reinserting this expression in
the second contribution in (9) we get
(14)
will then be given by
(15)
D. Element of a Mesh: rms Current
Following the same approach used for the computation of the
average current, the only difference in the case of the mesh is a
term that multiplies both and .
Now we proceed to calculate the average and rms values for
the case of a functional block of around 50 kgates as a function
of the roadmap year of production, in the near-term 2001–2007.
The fanout distribution and the capacitance calculations are de-
rived from [3]. Most of the input parameters of all equations are
derived from the SIA roadmap and are summarized in Table I
for the high performance logic devices. The thermal conductiv-
ities of low- materials are taken from [11]. All the equations
have been implemented in the GTX framework [5], [24]. The
computed currents are reported in Table II.
We now have at our disposal the power distribution and cur-
rent models. We will use them in a self-consistent way with the
roadmap expectations in Sections IV–VI.
IV. SELF-HEATING IN POWER BUS
We begin by examining the maximum temperature in the
power bus of an interdigitated structure. As a reference, we will
consider the maximum frequency for high performance devices
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Fig. 4. Left axis: temperature in M1 and M2 interdigitated lines; right axis:
average and maximum admitted current densities.
according to Table I. We chose an average activity factor of
0.15 according to [18]. We will see in Sections V and VI the
effect of changing this value. Usually the cells of a functional
block are connected to metal1 or metal2 power bus interdigi-
tated fingers. Using (3) and data in Tables I and II we obtain
the bus temperature assuming a substrate temperature of 125
and as a function of the bus width. The results are reported
in Fig. 4 for the 2001 130-nm technology node where the bus
width is expressed in multiples of half metal pitches. On the
left axis substrate and metal temperatures are reported. As ex-
pected, the line temperature approaches as the metal
width increases. On the right axis the average current densities
and maximum admitted current densities are reported, i.e., left
and right members in (4). We can observe that 5.1 and 5.8 times
the half metal1 and metal2 pitches respectively are necessary
to comply with the reliability constraint. The current densities
that satisfy the constraint are significantly lower than from
Table I, 2001 technology node, that is 9.6 A m , because
the metal temperature is higher than (
in both metal1 and metal2 at 5.1 and 5.8 half metal pitches, re-
spectively).
If we have a mesh grid of power supply instead of interdigi-
tated fingers, the most appropriate metal layers are 4 and 5 be-
cause the lower ones are normally left for local and intermediate
routing. Compared to the interdigitated structure, we have a re-
duction of both average current (1/4 reduction due to the mesh
structure as explained before) and current densities (due to the
bigger pitch and aspect ratio of such layers compared to the local
ones). On the other hand the bigger distance from the substrate
of such layers results in a higher thermal resistance. The results
for the 130-nm 2001 technology node are reported in Fig. 5 in
the same conditions as in Fig. 4. We can notice that the minimum
size line is enough (1 1/2 pitch), there is not appreciable dif-
ference between M4 and M5 behavior, and self-heating is only
6 . These facts are explained by the 1/4 reduction in average
current and root mean square currents with respect to the inter-
digitated case that has the twofold effect of reducing the average
current density and the self heating.
We have seen that there is a minimum linewidth that can sat-
isfy the constraint in (4). It is then plausible to ask how this min-
imum linewidth scales with technology nodes. The best will be
Fig. 5. Left axis: temperature in M4 and M5 grid lines; right axis: average and
maximum admitted current densities.
TABLE III
PROJECTION OF THE MINIMUM WIDTH FOR RELIABILITY EXPRESSED IN HALF
METAL PITCHES:  = 0:15, T = 125 C
Fig. 6. Projection of the minimum width for reliability (in half-metal pitches)
and metal pitches normalized to the 2001 value.
a scaling equal to or lower than the minimum metal pitch factor.
Otherwise a progressively increasing area overhead in intercon-
nects will have to be taken into account unless proper counter-
measures are taken.
V. NONSCALABILITY OF POWER BUS LINE WIDTH
We have solved for the minimum width that satisfies the con-
straint in (4). In Table III, the minimum widths are reported in
terms of half metal pitches for all technology nodes. The same
values are reported in Fig. 6, normalized to the 2001 technology
node. Both in the line and the mesh cases there is a progressive
increase of the normalized minimum width for reliability, while
we would have needed a constant value (it scales as the metal
pitch) or a decreasing value (it scales more than the metal pitch).
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Fig. 7. Projection of minimum width normalized to the 2001 value.
Fig. 8. Projection of area (left axis) in M1-M2 interdigitated fingers
normalized to the 2001 value and area penalty (right axis).
In Fig. 6, the scaling of metal pitches is also reported. We can no-
tice a strong increase in 2004 due to the increase of the thermal
conductivity of the interlayer dielectric, which is due to the re-
duction of the dielectric constant (see Table I). The decrease in
2007 is due to the expected decrease of (from 0.9 to 0.7 V,
i.e., ).
In Fig. 7 the true width is reported again not in terms of pitch
but normalized to the 2001 case. The width remains relatively
constant with the technology nodes. We can conclude that “the
minimum width that satisfies the EM reliability constraint does
not scale with technology nodes”.
One of the consequences of this crisis is that the percentage
of functional block area covered by the power supply distribu-
tion system will increase with technology nodes and reduce the
wiring resources. In the case of interdigitated M1 and M2 wiring
the increment in area can be easily estimated because the cells
need to be spaced in the vertical direction of the same amount
of wire width increase. Assuming as in [25] that the cell aspect
ratio is 16/4 metal pitches (which is coherent with the area fac-
tors for chip area estimation in the roadmap document), we cal-
culated the increase in area. The results are reported in Fig. 8
where the actual area normalized to the 2001 year is reported
and compared to the ideally scaled area. The area penalty (%)
due to the extra spacing overhead is also plotted on the right
axis.
TABLE IV
PROJECTION OF THE MINIMUM WIDTH FOR RELIABILITY EXPRESSED IN HALF
METAL PITCHES: = 0:5, T = 125 C
TABLE V
PROJECTION OF THE MINIMUM WIDTH FOR RELIABILITY EXPRESSED IN HALF
METAL PITCHES: = 0:15, T = 85 C
A. Effect of and
The results reported in previous figures and tables have been
obtained with an average value of and .
It is then of interest to understand what happens when we con-
sider different switching activities and substrate temperatures as
for the various building blocks of a heterogeneous SoC like the
one sketched in Fig. 1. For instance, if we set which
is the maximum value for static logic gates, while keeping the
same substrate temperature, we can expect a worsening in the
minimum width. On the other hand and
represents an optimistic case. In Tables IV and V are reported
the results for these two cases. As expected, a higher switching
activity at the same high substrate temperature results in wider
power busses. Lower values of and imply narrower lines.
However the trend in Tables IV and V is the same of Table III
and of Fig. 6 if we normalize values to the 2001 technology
node. We can observe that for the case of M4 and M5 meshes at
, the inferior limit is the 1.0 half metal
pitch (lithographic limit) meaning that the minimum width for
EM would have been lower than 1.0. Nevertheless its trend is
the same being lower than 1 but increasing at the same pace
of M4 and M5 for higher values of and . In the roadmap
document, the recommended temperature for high-performance
logic devices is 85 for all technology nodes. Therefore one
could argue that with the results in Table V the scaling is ensured
for M4–M5 meshes. However the activity ratio can be higher
than and approach for dynamic logic gates
that are frequently used in high-speed datapaths of high-perfor-
mance integrated circuits. Moreover the mesh we used for the
computation is very dense while rarer meshes are normally used.
If we reconsider all these variables, the nonscalability of power
meshes is again evident as shown later in Section V-D and as
confirmed by the huge amount of data we obtained and that we
cannot report here for sake of brevity.
B. Neglecting the Self-Heating
It is interesting to verify how strong is the impact of
self-heating in determining the minimum width. If we disable
the computation of and assume we get the
values in Table VI to be compared with Table III. We can
notice that M1 and M2 values are equal as well as M4 and M5
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TABLE VI
PROJECTION OF THE MINIMUM WIDTH FOR RELIABILITY EXPRESSED IN HALF
METAL PITCHES: = 0:5, T = 125 C AND NO SELF-HEATING
because they have same pitch and aspect ratio and because
the different height above the substrate does not have any
effect, the self-heating computation being disabled. The trend
is similar but the impact of neglecting self-heating is on the
order of 15 to 25 underestimation of the minimum width
for M1, 24 to 35 for M2 and 0 to 30 for M4 and
M5. As anticipated in Section II, our self-heating model uses
a worst case approach since we neglect the effect of lower
metals and vias that help removing heat. Therefore results
obtained neglecting self-heating are best case lower bounds.
Nevertheless the trend remains the same as in Sections II–IV.
C. Effect of the IR Drop
We now proceed to verify whether the minimum width for
EM reliability is lower or higher than the minimum width
needed to limit the IR drop to an acceptable value (e.g., 10%
of ). We can therefore try to evaluate the IR drop with
simple formulas using the width obtained in Sections V-A and
V-B. We will follow the approach of [23] for the mesh and we
will make an adaptation for the interdigitated structure. The
maximum mesh IR drop in the case of a peripheral wire-bond
system is located in the mesh center and is
where is the sum of all average gate currents
and is the resistance of each mesh branch. Since the current
we already computed in each branch is , the
mesh IR drop is .
In an interdigitated finger the maximum IR drop is given by
the sum of all drops along the finger due to each cell contribu-
tion. It is straightforward to prove that the IR drop is given by
(16)
Since the line average current is the resulting IR
drop will be .
Considering the widths reported in Tables III and IV for the
two cases of , we obtain the corresponding values of re-
ported in Table VII and expressed in percentage of for the
case of M1 line and M4 grid. Small values of IR drop are ob-
tained for the mesh case while the fingers have higher values,
still lower than 10%. Therefore it seems that the EM constraint
is more compelling than the IR drop for the local power distribu-
tion within the block. For higher hierarchy levels this could not
be true as it is discussed in Section V-D. It should be observed
that both local and global power distribution levels concur in
defining the overall IR drop such that even a small value in
lower levels may reduce the IR drop budget significantly. A
more sophisticated model which simultaneously considers local
TABLE VII
IR DROP IN PERCENTAGE OF V IN M1 LINE AND M4 GRID FOR SWITCHING
ACTIVITIES 0.15 AND 0.5
Fig. 9. IR drop and MTTF/5FIT for the 2001 year.
Fig. 10. Linewidth for 10% IR drop and corresponding MTTF/5FIT for all
technology nodes.
and global wires should be used in order to evaluate the recip-
rocal impact of both EM and total IR drop. The results may be
strongly design dependent and our high-level analysis does not
clearly predict if one effect dominates the other.
Results in Table VII are obtained by setting the reliability
constraint. Oppositely, if we set a constraint on IR drop of
10%, following the previous analysis we expect that the 5 FIT
MTTF will not be respected. In Fig. 9 IR drop and normalized
time-to-failure MTTF/5FIT are plotted as a function of the
line expressed in half metal pitches. As expected, the 10%
IR drop width line is smaller than the 5 FIT width for all
cases. In Fig. 10 the line sizing that satisfies the constraint of
10% IR drop is plotted for all roadmap years as well as the
corresponding MTTF/5FIT. We can notice that the width values
in terms of half metal pitch increase, meaning that also the IR
drop constraint leads to a non scalability of power ground rails.
However widths are always smaller than data in Table III and
the MTTF is smaller than 5FIT except for the mesh in the first
two years. Therefore this confirms that the EM constraint is
stricter for local power distribution.
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Fig. 11. Minimum width in half pitches for the M4 lines of the mesh for
different mesh densities.
Fig. 12. 130-nm technology nodes: comparison between minimum width for
IR drop and EM.
D. Mesh Density
In this work we assumed to have a very dense power grid be-
cause we have grid lines and gates per functional
block. Such assumption could be questionable. However it can
be thought as a best case power distribution. A more realistic in-
termediate case is represented by a less dense mesh. However, if
we decrease the density, instead of having one gate per grid point
we will have a cluster of gates served by each point. The amount
of current carried by each line will be higher approximately of
the same number of gates in the cluster and the linewidth needed
to comply with the constraint larger of about the same ratio. The
trend with technology nodes will be the same. This is evident in
Fig. 11 where the minimum width in half pitches is reported for
different mesh densities. Index is such that the number of ver-
tical or horizontal lines is and is then a mesh “rareness”
index. The less dense mesh can also be thought as a “global”
level in the hierarchy of the power distribution network, while
the full mesh is the “local” power. If we evaluate at the same
time the minimum width for reliability and the width for 10%
IR drop we see that beyond a certain density the IR drop con-
straint is more compelling. For the 2001 year this occurs at
between 4 and 5 as shown in Fig. 12. In the same figure the two
IR drop curves obtained by a sizing strategy for reliability or for
IR drop avoidance are also plotted.
TABLE VIII
PROJECTION OF THE MINIMUM WIDTH FOR RELIABILITY IN HALF METAL
PITCHES FOR THE AREA-ARRAY BONDING PACKAGE (T = 125 C)
Based on these results, it is likely that for global power wires,
the reliability constraint will be met if the IR drop limit is used
for design. However, due to the unavoidable simplifications
made to carry out this analysis, it is clear that both phenomena
concur at setting the constraints and that they should be simul-
taneously taken into account in the power distribution design
phase.
E. Area-Array Bonding Packaging
In the previous derivation, we assumed that the mesh or the
fingers are connected to two ideal rings of and sur-
rounding the blocks of logic gates. Such model represents both
the case of a peripheral wire-bonding package and an area-array
bonding, if the block size is lower than the array pad pitch. If
the latter packaging is used and the block size is larger, this
can be partitioned in smaller subblocks whose boundary is de-
fined by the pad pitch. The previous formulation applies then
to the subblocks by simply recomputing the smaller number of
gates within the boundary. By taking the roadmap data for pack-
aging and area-array pad pitch, we observe that our block of 50
kgates is larger than such pitch. Therefore, it can be partitioned
according to the new subblock size. We obtained the new projec-
tion of the minimum width for reliability, reported in Table VIII,
for the case of M1 fingers and M4 mesh, activity factors 0.15 and
0.5. For the fingers case, the width is smaller but still does not
scale with technology nodes. For the mesh case and low activity
factor, the minimum pitch is sufficient for all nodes. However,
for the highest factor, the nonscalability is again evident.
VI. POSSIBLE COUNTERMEASURES
We now look for countermeasures that permit to have the
same scaling of metal pitches for the minimum power bus width.
Since the results are very sensitive to the actual metal temper-
ature because is at the exponent in (4), we could try to
slightly reduce the admitted for each technology node. An-
other possibility consists in increasing the aspect ratios. How-
ever, there will be other issues such as the increased coupling
capacitance. Finally, we can analyze what happens if we assume
that a clock-gating style is used at the functional blocks level.
This will reduce the switching activity.
Decreasing : Variations of 3 to 5% (in absolute tem-
perature, 10 to 15% in Celsius degrees starting from 125
C) per technology node can compensate for the variation of
the other parameters having an effect on the minimum width. In
Fig. 13 is reported the substrate temperature projection for the
case and initial C. We notice, that it is
possible to have an increase of temperature in the last node be-
cause of the same reason why the minimum width decreases in
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Fig. 13. Projection of the substrate temperature needed to have the same
scaling in metal pitch and minimum power bus width.
Fig. 14. Projection of the clock gating duty cycle needed to have the same
scaling in metal pitch and minimum power bus width.
Fig. 6. Such a solution would require a progressively increasing
employment of cooling or a more efficient heat dissipation.
Increasing Aspect Ratios: While this solution should be cor-
rect both for metal resistivity (i.e., self-heating) and current den-
sity, we observed that not only an excessively big aspect ratio
would be needed (e.g., 2.4 instead of 1.6 passing from 2001 to
2002 for the interdigitated structure and 2.8 instead of 1.7 for
the mesh in 2004) but it should also increase progressively (3.5
in 2003 for interdigitated and 3.0 in 2005 for mesh). Moreover,
high-aspect ratios increase the coupling capacitance of signal
wires and, thus, exacerbate signal integrity issues that are al-
ready one of the most difficult challenges in deep submicron
technologies. Therefore, even if slightly higher aspect ratios are
manufacturable, this solution is not feasible.
Clock-Gating Styles: We can model at first order the effect of
clock-gating as a modification of the switching activity like
(17)
where is the clock gating duty cycle.
As a first approximation, the substrate temperature can be as-
sumed independent of the clock gating duty cycle. Actually, the
power saving reduces the substrate temperature. The two classes
of curves in Fig. 14 represent the value of needed to
have the same scaling in minimum width for EM and in metal
pitches, starting from a no clock-gating policy (i.e., )
in 2001 for the case . In the first class C
independent of . The second class includes the substrate
temperature as an increasing linear function of power dissipa-
tion [6]. As expected, the second more realistic target is
higher than the first one. The temperature range for the second
class of curves is 70 C–125 C for the interdigitated fingers
and 90–125 C for the mesh. These values of can also
be thought as the “additional” amount of clock-gating needed
in technology nodes starting from a given already taken
into account in in 2001.
The use of clock-gating strategies seems a good possibility
to contrast the nonscalability. However, its possibility of use is
strictly dependent on the application and on the design style of
functional blocks.
VII. SUMMARY
In this work, we derived a high-level electrothermal model
of the power-supply distribution network including the
self-heating and a statistical model of average and rms current
activities in homogeneous functional blocks like the ones used
to build complex heterogeneous SoCs. We then used such
models together with a fanout distribution and an interconnect
wirelength model in order to evaluate the minimum width of
power supply lines that satisfies the EM reliability constraints
according to values reported in the 2001 SIA roadmap docu-
ment. We have observed, under different conditions of substrate
temperature and switching activity, that such minimum width
does not scale with the technology nodes giving rise to a
reduction in wiring resources. Possible countermeasures are
suggested like a progressive reduction in substrate temperature,
to be obtained with cooling or technological improvements,
and an additional use of clock-gating design styles to be used
where the applications requirements permit its employment.
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